UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/786,136	02/26/2004	Naoki Ito	01-560	3489
23400 POSZ LAW GF	7590 04/25/200 ROUP, PLC	EXAMINER		
12040 SOUTH	LAKES DRIVE	JANAKIRAMAN, NITHYA		
SUITE 101 RESTON, VA 2	20191		ART UNIT	PAPER NUMBER
ŕ			2123	
			MAIL DATE	DELIVERY MODE
			04/25/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Advisory Action Before the Filing of an Appeal Brief

Application No.	Applicant(s)	
10/786,136	ITO ET AL.	
Examiner	Art Unit	
NITHYA JANAKIRAMAN	2123	

	NITHYA JANAKIRAMAN	2123	
The MAILING DATE of this communication appe	ears on the cover sheet with the c	orrespondence add	ress
THE REPLY FILED <u>19 March 2008</u> FAILS TO PLACE THIS AP	PLICATION IN CONDITION FOR	ALLOWANCE.	
1. The reply was filed after a final rejection, but prior to or on application, applicant must timely file one of the following application in condition for allowance; (2) a Notice of Appelor Continued Examination (RCE) in compliance with 37 C periods:	replies: (1) an amendment, affidavit eal (with appeal fee) in compliance v	, or other evidence, w with 37 CFR 41.31; or	hich places the (3) a Request
a) The period for reply expires 3 months from the mailing date b) The period for reply expires on: (1) the mailing date of this A no event, however, will the statutory period for reply expire to Examiner Note: If box 1 is checked, check either box (a) or (MONTHS OF THE FINAL REJECTION. See MPEP 706.07(f)	dvisory Action, or (2) the date set forth in ter than SIX MONTHS from the mailing b). ONLY CHECK BOX (b) WHEN THE	date of the final rejection	n.
Extensions of time may be obtained under 37 CFR 1.136(a). The date of have been filed is the date for purposes of determining the period of extunder 37 CFR 1.17(a) is calculated from: (1) the expiration date of the set forth in (b) above, if checked. Any reply received by the Office later may reduce any earned patent term adjustment. See 37 CFR 1.704(b). NOTICE OF APPEAL	tension and the corresponding amount of shortened statutory period for reply origing than three months after the mailing date	of the fee. The appropria nally set in the final Office	ate extension fee e action; or (2) as
2. The Notice of Appeal was filed on A brief in comp filing the Notice of Appeal (37 CFR 41.37(a)), or any exter Notice of Appeal has been filed, any reply must be filed wi	nsion thereof (37 CFR 41.37(e)), to	avoid dismissal of the	
3. The proposed amendment(s) filed after a final rejection, be a considered and amendment(s) filed after a final rejection, be a considered amendment(s) filed after a final rejection, be a considered and a considered amendment and a cons	nsideration and/or search (see NOT w); ter form for appeal by materially rec	E below); lucing or simplifying th	
NOTE: (See 37 CFR 1.116 and 41.33(a)). 4. The amendments are not in compliance with 37 CFR 1.12 5. Applicant's reply has overcome the following rejection(s): 6. Newly proposed or amended claim(s) would be all	:		
non-allowable claim(s). 7. For purposes of appeal, the proposed amendment(s): a) [how the new or amended claims would be rejected is prov The status of the claim(s) is (or will be) as follows: Claim(s) allowed: Claim(s) objected to: Claim(s) rejected: Claim(s) withdrawn from consideration: AFFIDAVIT OR OTHER EVIDENCE		be entered and an ex	xplanation of
 The affidavit or other evidence filed after a final action, but because applicant failed to provide a showing of good and was not earlier presented. See 37 CFR 1.116(e). 			
9. The affidavit or other evidence filed after the date of filing entered because the affidavit or other evidence failed to o showing a good and sufficient reasons why it is necessary 10. The affidavit or other evidence is antered. As a replacetic point of the control of th	vercome <u>all</u> rejections under appea , and was not earlier presented. Se	ll and/or appellant fails ee 37 CFR 41.33(d)(1)	s to provide a
 The affidavit or other evidence is entered. An explanation <u>REQUEST FOR RECONSIDERATION/OTHER</u> The request for reconsideration has been considered but 		•	
See Continuation Sheet. 12. Note the attached Information Disclosure Statement(s).		condition for alloware	oc beddase.
13. Other:			
/Paul L Rodriguez/ Supervisory Patent Examiner, Art Unit 2123			

Continuation of 11. does NOT place the application in condition for allowance because: Applicant argues on page 4 that lino fails to teach "a vector address switching circuit configured for outputting a vector address corresponding to a reset vector address supplied from the CPU when receiving a first reset signal, and for outputting a prescribed vector address instead of the vector address corresponding to the reset vector address supplied from the CPU when receiving a second reset signal".

Applicant addresses on page 3 elements related to Figure 3 of Iino, including reference numeral 629. However, Figure 3 of Iino, as well as Figures 1 and 2 are depictions of prior art, and are labeled as such. Descriptions of Figures 4-6 explain the invention of Iino, and of Applicant's invention.

Column 6, lines 9-12 of lino state the following: "When receiving, from the emulator 30, a first system reset signal 109 corresponding to power-on reset, the first reset control section 13 generates a first processor internal reset signal 111 and outputs it to the CPU core section 12." This statement corresponds to "outputting a vector address corresponding to a reset vector address supplied from the CPU when receiving a first reset signal". That is, a first address is output following a command for a first reset signal.

Column 6, lines 13-16 state the following: "When receiving a second system reset signal 110 corresponding to hard reset, the first rest control section generates a second processor internal reset signal 112 and outputs it to the CPU core section 12." This statement corresponds to "outputting a prescribed vector address instead of the vector address corresponding to the reset vector address supplied from the CPU when receiving a second reset signal". That is, a second address is output following a command for a second reset signal, despite the fact that the first reset control section happens to be executing the commands.

Thus, a clear one-to-one command structure is shown by lino. Rejection maintained.